

FIG. 2 PRIOR ART




FIG. 3 PRIOR ART




FIG. 4 PRIOR ART




FIG. 5 PRIOR ART






FIG. 6 PRIOR ART




F1G. 7 PRIOR ART



F I G. 9

TYPES	MNEMONIC	OPERATION
	ADD R(S1), R(S2), R(D)	R(S1)+R(S2)→R(D)
	SUB "	$R(S1) - R(S2) \rightarrow R(D)$
z	AND "	STORE LOGICAL PRODUCT OF EACH BITS OF R(S1), R(S2) IN R(D)
INSTRUCTION	OR "	STORE LOGICAL SUM OF EACH BITS OF R(S1), R(S2) IN R(D)
INST	EOR "	STORE EXCLUSIVE OR OF EACH BITS OF R(S1), R(S2) IN R(D)
BASIC	NOT R(S1), R(D)	STORE LOGICAL NOT OF EACH BIT OF R(S1) IN R(D)
α α	SFT R(S1), R(S2), R(D)	SHIFT R(S1) BY BIT NUMBER INDICATED BY R(S2) AND STORE IN R(D)
	NOP	DO NOTHING
7	BRA d	PC+d→PC
BRANCH INSTRUCTION	BRAcc d	
RANCI	CALL d	$PC \rightarrow R(O)$, $PC + d \rightarrow PC$
a -	RTN d	$R(O) \rightarrow PC$
ICTION	STOR R(S1), R(S2)	WRITE R(S1) IN MEMORY POINTED BY R(S2)
LOAD STORE INSTRU	LOAD R(S1), R(D)	WRITE DATA OF MEMORY POINTED BY R(SI) IN R(D)

FIG. 10









FIG. 12



F I G. 13













FIG. 17. PRIOR ART


INSTRUCTION 2

INSTRUCTION 1

F I G. 18



F IG. 19



F I G. 20

112

128

127

124

1601

FLAG
GENERATOR

32

131




FIG. 22

ADDRESS	FIR	ST INS	TRUCT	ION		SECO	OND IN	STRUCT	ION
О	SFT	R(1),	R(2),	R(3)	А	DD	R(4),	R(5),	R(6)
2	SFT	R(7),	R(8),	R(9)	S	FT	R(10),	R(II),	R(12)
4	ADD	R(14),	R(15),	R(16)	А	DD	R(17),	R(18),	R(19)
			1						
PC									
О	SFT	R(T),	R(2),	R(3)	А	DD	R(4),	R(5),	R(6)
2	SFT	R(7),	R(8),	R(9)	N	ЭP			
3	SFT	R(10),	R(H),	R(12)	N	OP			
4	ADD	R(14),	R(15),	R(16)	А	DD	R(17),	R(18),	R(19)

FIG. 23

ADDRESS								
0	SFT	R(1),	R(2),	R(3)	ADD	R(4),	R(5),	R(6)
2	SFT	R(7),	R(8),	R(9)	NOP			
4	SFT	R(10),	R(II),	R(12)	NOP			
6	ADD	R(14),	R(15),	R(16)	ADD	R(17),	R(18),	R(19)

F I G. 24

ADDRESS	FIR	ST INS	TRUCT	ION		SEC	OND INS	STRUCT	ION
0	ADD	R(1),	R(2),	R(3)		ADD	R(4),	R(5),	R(6)
2	LOAD	R(3),	R(10)			LOAD	R(6),	R(11)	
4	ADD	R(5),	R(2),	R(3)		ADD	R(4),	R(I),	R(6)
					\triangle				
PC	FIR	ST INS	TRUCT	ION		SEC	OND INS	STRUCT	ION
0						SECO ADD			
		R(I),	R(2),						
0	ADD LOAD	R(I),	R(2), R(10)			ADD			

FIG. 25

ADDRESS	FIF	RST INS	TRUCT	ION		SEC	COND IN	STRUCT	ION
0	ADD	R(I),	R(2),	R(3)		ADD	R(4),	R(5),	R(6)
2	ADD	R(1),	R(5),	R(8)		ADD	R(8),	R(9),	R(10)
4	ADD	R(I2),	R(13),	R(14)		ADD	R(I5),	R(16),	R(17)
J					\Diamond				
PC	FII	RST INS	TRUCT	ION		SE	COND IN	STRUCT	ΓΙΟΝ
0	ADD	R(I),	R(2),	R(3)		ADD	R(4),	R(5),	R(6)
2	ADD	R(I),	R(5),	R(8)		NOP			
3	ADD	R(8),	R(9),	R(10)		NOP			
4	ADD	R(I2),	R(13),	R(14)		ADD	R(I5),	R(I6),	R(17)

FIG. 26

£ .




FIG. 27

CONFLICT BIT	LSB OF PC	FIRST INSTRUCTION SIGNAL 115	SECOND INSTRUCTION SIGNAL 117
0	0	FIRST INSTRUCTION	SECOND INSTRUCTION
0	ı	NOP	SECOND INSTRUCTION
I	0	FIRST INSTRUCTION	NOP
I	1	SECOND INSTRUCTION	NOP

-2301

2504 2305\$ \$2306 \$116 ↑2304 WRITE REGISTER DATA 8 K WORD SELECTOR 3 211 4 2306 2502 F16.28 ~2506 ADDRESS REGISTER 2501 ,2505/ 13 12 23052 5 _2508 ****2507 COMPARATOR DIRECTORY CACHE 2500 2503

FIG. 29




FIG. 30




FIG. 31A PRIOR ART







FIG. 31B

INSTRUCTION 1	INSTRUCTION 2	INTERQUET
INSTRUCTION 3	INSTRUCTION 4	< INTERRUPT ALLOWED







5. . .

